Skip to content
ideal dither
  • home
  • now reading
  • cube
  • personal finance
  • christmas 2020 bitcoin update

microarchitecture

  • Home
  • microarchitecture

Reading: Dynamic Register Renaming Through Virtual-Physical Registers

Posted by By Doug Reed December 23, 2020Posted inmicroarchitecture, now reading, performanceNo Comments
Dynamic Register Renaming Through Virtual-Physical Registers Journal of Instruction Level Parallelism, 2000 In Summary The authors propose a simple change to PRF allocation that aims to reduce register pressure from…
Read More

Reading: Implementation of Precise Interrupts in Pipelined Processors

Posted by By dougr33d December 23, 2020Posted inmicroarchitecture, now readingNo Comments
Implementation of Precise Interrupts in Pipelined Processors SIGARCH 1985 In Summary This is Smith/Pleszkun's seminal paper on precise interrupts. At the time, most computer microarchitectures implemented a linear pipeline without…
Read More
Pages
  • about me
  • christmas 2020 bitcoin update
Recent Posts
  • Reading: Dynamic Register Renaming Through Virtual-Physical Registers
  • Reading: Implementation of Precise Interrupts in Pipelined Processors
  • Reading: eXtended Block Cache
  • Reading: High Performance Cache Replacement Using RRIP
  • What to do with a lump sum?
Categories
  • bochs 1
  • caches 2
  • cube 2
  • microarchitecture 2
  • misc 1
  • now reading 4
  • performance 3
  • personal finance 4
  • replacement 1
Archives
  • December 2020 4
  • December 2019 1
  • January 2019 1
  • July 2018 2
  • February 2018 2
  • December 2017 1
  • May 2015 1
Recent Comments
  • Doug Reed on On Buying and Renting
  • Doug Reed on On Buying and Renting
  • Chris Primeau on On Buying and Renting
Pages
  • about me
  • christmas 2020 bitcoin update
Copyright 2025 — ideal dither. All rights reserved. Sinatra WordPress Theme
Scroll to Top